

Under-voltage detection CircuitField of the invention

The present invention relates to an under-voltage detection (UVD) circuit for a microprocessor, and to a microprocessor employing the UVD
5 circuit.

Background of the invention

Under-voltage detection (UVD) circuits are circuits for detecting when a
10 supply voltage falls below a detection threshold. UVDs are used extensively in micro-controller based systems, and are used especially during power-up, power-down or brown-out conditions (i.e. supply conditions such that the supply voltage is generally below the detection threshold but includes some positive glitches). When the UVD senses that the value of a supply voltage is
15 less than the detection threshold, it triggers a reset in the microprocessor by asserting a reset signal. In certain circumstances however (such as electrostatic discharge (ESD) tests) a short duration negative transient may occur which constitutes an under-voltage but which it may be preferable for the UVD circuit to ignore, so that a reset is not triggered.

20

It is believed that early microprocessor designs addressed this problem using an external capacitor connected near the supply pin to remove any supply glitches. Another way to achieve the same result would be to add an RC network within the microprocessor at the input of the voltage detection
25 comparator. However, to provide a high level of glitch immunity requires large RC values, which is area intensive and therefore not suitable for IC implementation.

Summary of the invention

The present invention seeks to provide a new and useful UVD circuit, and a microprocessor having such a circuit.

5

In general terms, the invention proposes that a UVD circuit integrates the difference between the supply voltage and a reference signal, and determines whether a reset should be generated using this integrated signal.

10 Specifically, the invention may be expressed as a UVD circuit for monitoring a supply voltage and which includes:

 a comparator for generating a shortfall signal indicative of a shortfall of the supply voltage in relation to a reference voltage, and

 an integrator for time-integrating the shortfall signal to form an
15 integrated signal,

 wherein the output of the integrator is used to generate a reset signal.

The integrated signal may itself constitute the reset signal which is transmitted directly to reset means for resetting the microprocessor. Alternatively, the
20 integrated signal may be just a single input to a discriminator circuit which is arranged to generating the reset signal in dependence on (but not exclusively determined by) the integrated signal.

Preferably, the shortfall signal is a current signal having a value which
25 increases with the shortfall of the supply voltage in relation to the reference voltage. In this case the integrator may be implemented straightforwardly as a analogue circuit including a capacitance. The comparator may optionally additionally generate a voltage signal indicative of the shortfall of the supply voltage in relation to the reference voltage, and this too may be used by the
30 discriminator.

Brief description of the figures

An embodiment of the invention will now be described in detail for the
5 sake of example only, with reference to the following figures in which:

Fig. 1 is a schematic diagram of the UVD circuit of the embodiment;

Fig. 2 is a circuit diagram of the comparator of Fig. 1;

Fig. 3 is a circuit diagram of the embodiment;

Fig. 4 shows the current output of the comparator for a range of
10 differences between the two input voltages;

Fig. 5, which is composed of Figs. 5(a) and 5(b), shows the response
of the embodiment to two different supply voltage profiles;

Fig. 6 shows the operation of the embodiment during slow power up
and power down; and

15 Fig 7 shows the minimum glitch duration required to trigger the
embodiment in relation to the glitch magnitude.

Detailed Description of the Embodiment

A schematic view of the embodiment is shown in Fig. 1. A comparator
20 unit 1 receives two inputs: V_{supply} , which is the power supply voltage to be
checked; and V_{ref} which is the reference voltage. It produces two outputs: $V2V$
and $V2I$. $V2I$ is a current which rises with (for example, may be proportional
to) the shortfall of V_{supply} compared to V_{ref} . $V2V$ is a voltage which rises with
this shortfall (for example it may be proportional to $V2I$).

25 Of these, the output $V2I$ is transmitted to an integrator unit 3, which
integrates $V2I$ and produces a reset signal, R .

Optionally R may be transmitted directly to reset means (which are not
shown, but which may be of any conventional design) which reset the
microprocessor/computer system. Alternatively, a discriminator (not shown)

may be arranged to receive V2I (and optionally other inputs, such as control signals or V2V), and to generate a modified reset signal for transmission to the reset means.

Detailed circuit diagrams of a possible comparator 1 and of its
5 connection to the integrator 3 are given by Figs. 2 and 3 respectively.

To begin with, we give an overview of Fig. 3. The comparator 1 receives two input voltage signals i_{nm} and i_{np} which are respectively derived from a voltage reference signal V_{ref} and the voltage supply V_{supply} . The comparator generates a current output i_{out} and two voltage outputs V_{outn} and
10 its inverse V_{outp} . As described below, i_{out} corresponds to V2I in Fig. 1, and is a current measure of the shortfall of i_{np} in comparison to i_{nm} .

The current signal i_{out} is transmitted to the integrator 3, which produces an output signal V_o . A discriminator circuit 4 processes result V_o to generate a voltage which is a modified reset signal R_{out} (a reset is triggered when this
15 signal is low).

Referring now in more detail to Fig. 2, the comparator 1 is a transconductance amplifier circuit with current output i_{out} and voltage outputs V_{outn} and V_{outp} . The input differential pair is constituted by the transistors P2 and P3, which respectively receive the inputs i_{nm} and i_{np} . This differential
20 pair and the bias transistor P0 perform a voltage to current conversion to generate signal i_{out} .

It is well-known that, for $V_{id} < \sqrt{2I_{ss}/\beta}$ the difference of the drain currents of the transistor input devices P2, P3 can be described by the equation:

$$I_{dp3} - I_{dp2} = V_{id} \sqrt{\beta I_{ss} (1 - \beta V_{id}^2 / 4I_{ss})}$$

25

where $V_{id} = i_{np} - i_{nm}$, I_{ss} is the differential pair bias current (i.e. the current through transistor P0) and is a function of the device mobility, aspect ratio and gate oxide capacitance.

This equation is mirrored to the output, i.e. the comparator output i_{out} is governed by the same equation scaled by a gain factor determined by the gain factors of the transistors N4, N5, N3, P4, and P6. Therefore, according to the equation, i_{out} varies approximately linearly with V_{id} near $V_{id}=0$, and then saturates at higher positive and negative values of I_{ss} . Therefore, prior to output current saturation this circuit approximates a linear voltage-to-current converter. The current-voltage profile is as shown in Fig. 4. The output is also used to generate a corresponding voltage output V_{out} and its inverse V_{outn} .

10 I_{ddq} is a power down signal which goes high to indicate that there will be a power down. P_{bias} is generated by a bias circuit (which is not shown in Fig. 3).

Turning back to Fig. 3, the integrator 3 is composed of a resistor R1 and two capacitors C1 and C2. It can be derived that for a unit step input applied at the input (from the i_{out} of the comparator), the output voltage V_o at the input of the inverter INV1 follows the equation:

$$V_o = k(t - \tau(1 - \exp(-t/\tau)))u(t)$$

where

$$k = i_{out}/(C1 + C2)$$

and

$$\tau = R1 * C1 * C2 / (C1 + C2)$$

20 Also, \exp is the natural logarithm exponential function, and $u(t)$ is the unit step function. Basically, V_o has an approximately linear relationship with time. The integrator 3 thus performs an integration function, and the integrated voltage causes INV1 to change its state when its trip point is reached, thus generating a reset signal.

25 The discriminator 4 of Fig. 3 is controlled by an input signal en and permits both glitch immune ($en="1"$) and glitch sensitive ($en="0"$). In the glitch immune case, the AND gate AND2 transmits the output of the inverter INV1,

this is transmitted through the OR gate OR1, and inverted by the inverter INV3. Thus, there is a low output (a modified reset signal which triggers a reset in the reset means) whenever the output of the integrator 3 is higher than the trip voltage V_c of the inverter INV1 and vice versa. In the glitch sensitive case, en is low and the output of the UVD circuit is determined instead by V_{out} (since the output of the AND gate AND0 is always zero). Specifically, R_{out} is high (low) when V_{out} is high (low).

The configuration of the other components of Fig. 3 will be understood by a skilled reader. Transistor P1, resistors R3, R4 and R5, provide a scaled version of the supply voltage V_{supply} . Capacitors C4, C5 and C6, provide some limited fast glitch immunity using standard RC effects. To provide more glitch immunity using such techniques would however require large values of RC which is area intensive and not practical for IC implementation.

Resistor R2 and capacitor C3 provide a low-pass filter for the comparator reference signal to remove any effects of jitter in this signal.

Switches S1 and S2, together with gates NOR1 and INV2 are arranged to provide hysteresis in the detection. According to which of the switches S1 and S2 is turned on, the input inp is scaled. This means that the effective supply voltage seen by the comparator 1 can be higher or lower according to whether the reset has already been triggered.

Gate AND1 and transistor N2 are used to discharge C1 by connecting it to ground 7 once the input to INV1 decreases past the INV1 trip point. This is to prepare the circuit for the next positive event, e.g. power-up.

Transistor N1 and the input $init$ are used to initialise the voltage across C1 to ground upon power-up. Normally, $init$ is low, so that the transistor N1 is

inactive, but upon an initialisation of the UVD circuit init is set to high, to ground C1.

Fig. 5(a) shows schematically the time variation of the circuit in two cases, for both of which the UVD circuit is in the glitch immune state. In the case of Fig. 5(a) the supply voltage V_{supply} falls below V_{ref} for a short time indicated by the shaded area 5. V_o is high before this time, but during period 5 falls roughly in proportion to the time the glitch has lasted. However, V_{supply} rises above V_{ref} before the inverter INV1 is tripped, so the output R_{out} remains at logic one, and there is no reset.

Conversely, in the case shown in Fig. 5(b), however, V_{supply} is below V_{ref} for sufficiently long that V_o falls below the trip voltage V_c of the inverter INV1, and R_{out} falls to zero, i.e. there is a reset.

Fig. 6 shows the variation of R_{out} with time during a slow power-up and power-down.

Fig. 7 shows, for typical component values in the circuits of Figs. 2 and 3, the minimum duration of a glitch which will cause a reset for glitches of differing magnitudes (i.e. differing values of the shortfall of V_{supply} in relation to V_{ref}) in the glitch immune state of the UVD circuit. The magnitude of the glitches is given on the x-axis, while the time that such a glitch must last in order to cause a reset is shown on the y-axis. As can be seen from Fig. 7 a glitch of more than about 650mV will cause a reset irrespective of its duration. For a wide range of glitch magnitudes (say 250mV to 600mV) a reset will only be caused if the duration of the glitch is more than about 7 μ s.

Although only a single embodiment of the invention has been described in detail, various modifications are possible within the scope of the invention as will be clear to a skilled reader.